English  |  中文  
Home > Technology Solutions > 40nm LP

40nm LP

 

Adopting immersion lithography, various mobility enhancement techniques, ultra shallow junction and ultra low-k dielectric, HLMC’s 40nm low power logic process can further optimize power consumption and performance.
 

 

Sitemap | Legal Statement | Privacy Terms | 沪ICP备10016071号-3

All rights reserved © 2011 Shanghai Huali Microelectronics Corporation

深圳图源图总站